Question: You are designing a write buffer between a write-through level 1 cache and a write-back level 2 cache. The level 2 cache write data bus

You are designing a write buffer between a write-through level 1 cache and a write-back level 2 cache. The level 2 cache write data bus is 16 bytes wide and can perform a write to an independent cache address every 4 processor cycles.
a. How many bytes wide should each write buffer entry be?
b. What speedup could be expected in the steady state by using a merging write buffer instead of a nonmerging buffer when zeroing memory by the execution of 32-bit stores if all other instructions could be issued in parallel with the stores and the blocks are present in the level 2 cache?

Step by Step Solution

★★★★★

3.37 Rating (153 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock

a 16 bytes to match the level 2 data cache write path b Assume merging write buff... View full answer

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Document Format (1 attachment)

903-C-S-S-A-D (3224).docx

120 KBs Word File

Students Have Also Explored These Related Systems Analysis And Design Questions!

You are designing a caching subsystem that temporarily stores data retrieved over the network (e.g., web pages) into a faster access storage (e.g., the hard disk). Due to a change in requirements,...

In this exercise, we will explore the control unit for a cache controller for a processor with a write buffer. Use the finite state machine found in Figure 5.40 as a starting point for designing your...

You are investigating the possible benefits of a way-predicting level 1 cache. Assume that the 32 KB two-way set-associative single-banked level 1 data cache is currently the cycle time limiter. As...

2.21 and 2.22 elative importance 1[12/12] You are designing a write buffer between a write-through Ll cache and a write-back L2 cache. The L2 cache write data bus is 16 B wide and can per- form a...

You are designing a write buffer between a write - through L 1 cache and a write - back L 2 cache. The L 2 cache write data bus is 1 6 B wide and can per form a write to an independent cache address...

You are designing a write buffer between a write-through L1 cache and a write-back L2 cache. The L2 cache write data bus is 16 B wide and can perform a write to an independent cache address every...

1 112/12] 2.3> You are designing a write buffer between a write-through Li cache and a write-back L2 cache. The L2 cache write data bus is 16 B wide and can per- form a write to an independent cache...

7. Suppose that you are designing a write buffer between a write-through L1 cache and a write-back L2 cache. The L2 cache write data bus is 16-byte wide and can perform a write to an independent...

3)Cache Memory. A Cache Controller coordinates processor memory accesses A 128-bit wide data bus allows 16 bytes to be transferred in a one access cycle 128-bit data bus Cache Memory Main Memory...

You are building a computer system around a processor with in-order execution that runs at 1 GHz and has a CPI of 1, excluding memory accesses. The only instructions that read or write data from/to...

An RLC circuit is used to tune a radio to an FM station broadcasting at 88.9 MHz. The resistance in the circuit is 12.0 and the capacitance is 1.40 pF. What inductance should be present in the...

Refer to Exhibit. Describe the three types of transactions subject to transaction processing risk. For each type of transaction, indicate a control activity that could be implemented to mitigate that...

When you are giving your resignation, why is it important for you to leave on good terms with your employer?

Define the power of a hypothesis test and explain how power is related to the probability of a Type II error.

Some recent studies have defined a metric called TPUE, which stands for true PUE or total PUE. TPUE is defined as PUE * SPUE. PUE, the power utilization effectiveness, is defined in Section 6.4 as...

Based on the observations in Figures 6.12 and 6.13, what can you say qualitatively about the trade-offs between revenue loss from downtime and costs incurred for uptime? Figure 6.12: Figure 6.13:...

Pitt Turner IV et al. presented a good overview of datacenter tier classifications. Tier classifications define site infrastructure performance. For simplicity, consider the key differences as shown...

Part 1 of 5 O Points: 0 of 5 Present value (with changing years). When they are first born, Grandma gives each of her grandchildren a $4,500 avings bond that matures in 18 years. For each of the...

Its products are marketed all over the England and in many parts of continental Europe as well. XYZ generally invoices in sterling when it sells to foreign customers in order to guard against adverse...

Chapter 11: Applying Excel Step 1: Download the Applying Excel form located on the left-hand side, under files. If you have trouble, the file is also located in D2L under Course Administration. Step...