Question: Consider the advanced directory protocol described above and the cache contents from Figure 4.42. What are the sequence of transient states that the affected cache

Consider the advanced directory protocol described above and the cache contents from Figure 4.42. What are the sequence of transient states that the affected cache blocks move through in each of the following cases? In all cases, assume that the processors issue their requests in the same cycle, but the directory orders the requests in top-down order. Assume that the controllers' actions appear to be atomic (e.g., the directory controller will perform all the actions required for the DS --> DM transition before handling another request for the same block).
a. P0: read 120 P1: read 120
b. P0: read 120 P1: write 120 <-- 80
c. P0: write 120 P1: read 120
d. P0: write 120 <-- 80 P1: write 120 <-- 90
e. P0: replace 110 P1: read 110
f. P1: write 110 <-- 80 P0: replace 110
g. P1: read 110 P0: replace 110

Step by Step Solution

3.38 Rating (170 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

a P0 read 120 P1 read 120 P0 I IS D S P1 I IS D S Dir DS P15 DS P0 P... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Document Format (1 attachment)

Word file Icon

903-C-S-S-A-D (3198).docx

120 KBs Word File

Students Have Also Explored These Related Systems Analysis And Design Questions!