For the system described in Problem P10.13, the goal is to achieve a phase margin of 50° with the additional requirement that the time to settle (to within 2% of the final value) be less than 4 seconds. Design a lead network to meet the specifications. As before, we require Kv = 2.

Transcribed Image Text:

Controller Process s) Load waveforn 4 Refcrence