Question: Assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% are branch. 1. Given this instruction mix

Assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% are branch.

1. Given this instruction mix and the assumption that an arithmetic instruction requires 2 cycles, a load/store instruction takes 6 cycles, and a branch instruction takes 3 cycles, find the average CPI.

2. For a 25% improvement in performance, how many cycles, on average, may an arithmetic instruction take if load/store and branch instructions are not improved at all?

3. For a 50% improvement in performance, how many cycles, on average, may an arithmetic instruction take if load/store and branch instructions are not improved at all?

Step by Step Solution

★★★★★

3.37 Rating (166 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock

1 26... View full answer

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Computer Organization Design Questions!

We will now add support for register-memory ALU operations to the classic five-stage RISC pipeline. To offset this increase in complexity, all memory addressing will be restricted to register...

We wish to determine the execution time for a given program using the various pipelining schemes discussed in Section 13.5. Let N = number of executed instructions D = number of memory accesses J =...

Compilers can have a profound impact on the performance of an application. Assume that for a program, compiler A results in a dynamic instruction count of 1.0E9 and has an execution time of 1.1 s,...

2.36 [5] Write the RISC-V assembly code that creates the 64-bit constant 0x11223344556677881w and stores that value to register x10. 2.39 Assume for a given processor the CPI of arithmetic...

2.47: Assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% are branch, 2.47.1: Given this instruction mix and the assumption that an arithmetic...

Question 5read Section 2.19> (20 points) Assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% are branch. Given this instruction mix and the...

Assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% are branch.

2.39 [10] Repeat Exercise 2.38, but this time use LDXR/STXR to perform an atomic update of the shvar variable directly, without using lock() and unlock(). Note that in this exercise there is no...

Problem 3. [20 points] (P&H ARM Edition) Exercise 2.42 Assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% are branch. 2.42.1 Given this...

For the following questions, assume that for a given program 70% of the executed instructions are arithmetic, 10% are load/store, and 20% arc branch. a. Given tins instruction mix and the assumption...

The universitys Wildcat Lair caters to students and serves sandwiches and beverages. It has been reporting losses in past months. In July, for example, the loss was $5,000. The Lair purchases...

What improvements should Oracle make in the future?

Rosa supports her family by working as a full - time lawyer. After setting up a monthly budget with her spouse, Rosa realizes that she has some leftover income that does not enter the budget. She...

=+a. Find variable cost, fixed cost, average cost, average variable cost, and average fixed cost. (Hint: Marginal cost is given by MC = 8q.)

Right before your function f from Exercise 2.34 returns, what do we know about contents of registers $t5, $s3, $ra, and $sp? Keep in mind that we know what the entire function f looks like, but for...

Consider the following code: Assume that the register $t1 contains the address 0x1000 0000 and the register $t2 contains the address 0x1000 0010. Note the MIPS architecture utilizes big-endian...

Write the MIPS assembly code that creates the 32-bit constant 0010 0000 0000 0001 0100 1001 0010 0100two and stores that value to register $t1.

Economics The following data table relates to the supply schedule of a product. Quantity Supplied Price ($ Per Unit) ( Units Per Week) 5 100 10 200 15 250 20 300 25 350 30 500 Over which of the...

IN PYTHON Write a function named "loadStateDict(filename) that takes a filename and returns a dictionary of 2-character state codes and state names. The file has four columns and they are separated...

Hercules Exercise Equipment Co. purchased a computerized measuring device two years ago for $58,000. The equipment falls into the five-year category for MACRS depreciation and can currently be sold...