The ARM processor has a few different addressing modes that are not supported in MIPS. The following problems explore these new addressing modes.

Identify the type of addressing mode of the ARM assembly instructions in the table above.

Transcribed Image Text:

a. b. LDR r0. [rl. #4] LDMIA r0!, [rl-r3] ; r0 = ; rl ; r3 memory [r1+4], memory[r0], memory[r0+8], r1 += 4 r2 = r0 + 3*4 memory [r0+4]