Question: Consider a block of logic between two registers. Explain the timing constraints. If you add a buffer on the clock input of the receiver (the
Consider a block of logic between two registers. Explain the timing constraints. If you add a buffer on the clock input of the receiver (the second flipflop), does the setup time constraint get better or worse?
Step by Step Solution
3.19 Rating (152 Votes )
There are 3 Steps involved in it
Without the added buffer the propagation delay through the logic t pd must be less than or ... View full answer
Get step-by-step solutions from verified subject matter experts
