FIFO synchronizer that uses brute-force synchronizers composed of three back-to-back flip-flops to synchronize the head and tail pointers. Assuming the input and output clocks are running at approximately the same frequency (±10%), what is the minimum FIFO depth that will support data transport at full rate?