Question: For a given gate, t PHL = 0.05 ns and t PLH = 0.10 ns. Suppose that an inertial delay model is to be developed

For a given gate, tPHL = 0.05 ns and tPLH = 0.10 ns. Suppose that an inertial delay model is to be developed from this information for typical gate-delay behavior.

(a) Assuming a positive output pulse (LHL), what would the propagation delay and rejection time be?

(b) Discuss the applicability of the parameters in (a) assuming a negative output pulse (HLH).

All HDL iles for circuits referred to in the remaining problems are available in ASCII form for simulation and editing on the Companion Website for the text. A VHDL or Verilog compiler/simulator is necessary for the problems or portions of problems requesting simulation. Descriptions can still be written, however, for many problems without using compilation or simulation.

Step by Step Solution

3.43 Rating (150 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

a tPDtPHLtPLH2 In this case tPD005ns010ns2 0075ns So the propagation delay tPD is 0075 ns Rejectio... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Logic And Computer Design Fundamentals Questions!