The figure below shows the state transition diagram of a finite state machine (FSM). This diagram shows the input conditions which initiate the transition. If no input condition is satisfied, then the FSM remains in the same state.

The outputs are defined in the following Table:

Implement this FSM in VHDL and simulate its behavior with the aid of an appropriate software.

Transcribed Image Text:

c=1 start_st termin b=1 1 c=0 task1 c=1 task2 b=1 a b с clock FSM 11 state start_st task! task2 termin t 0 0 1 1 u 0 1 1 1 V 0 0 1 c=1 start_st termin b=1 1 c=0 task1 c=1 task2 b=1 a b с clock FSM 11 state start_st task! task2 termin t 0 0 1 1 u 0 1 1 1 V 0 0 1

Answer rating: 100% (QA)

Its a Moore type FSM as outputs depends only on states library ieee use ... View the full answer