1 Using the 2 way set associative D cache depicted below give the result of the following memory accesses These memory accesses are byte fetches a The result should be in the format of H (hit), CM (compulsory miss) or M (miss) b Use the LRU replacement policy assuming that 0 denotes LRU and 1 denotes MRU c If you replace a block, assume that only the tag is changed and the data (marked as X) is unchanged d All numeric values are in hexadecimal a Write to AE b Read from AC c Write to B4 d Read from C7 e Write to D2 f Read from F4 g Write to F7 h Read from 29 i Write to 10 j Read from 2A Set 0 TAG I DO D1 D2 D3 D4 D5 D6 D7 V D LRU 1010 XXXXXXXX01 1011 X X XX X X X X 1 0 0 Set 1 TAG DO DI D2 D3 D4 D5 D6 D7 V D LRU a Write to AE b Read from AC c Write to B4 d Read from C7 e Write to D2 f Read from F4 g Write to F7 h Read from 29 i Write to 10 j Read from 2A Set 0 TAG I DO D1 D2 D3 D4 D5 D6 D7 V D LRU 1010 XXXXXXXX01 1011 X X XX X X X X 1 0 0 Set 1 TAG DO DI D2 D3 D4 D5 D6 D7 V D LRU

The Answer is in the image, click to view ...

Question: 1. Using the 2-way set associative D-cache depicted below; give the result of the following memory accesses. These memory accesses are byte fetches. a. The

1. Using the 2-way set associative D-cache depicted below; give the result of the following memory accesses. These memory accesses are byte fetches.

a. The result should be in the format of H: (hit), CM: (compulsory miss) or M: (miss).

b. Use the LRU replacement policy; assuming that 0 denotes LRU and 1 denotes MRU.

c. If you replace a block, assume that only the tag is changed and the data (marked as X) is unchanged.

d. All numeric values are in hexadecimal.

1. Using the 2-way set associative D-cache depicted below; give the result

a. Write to AE b. Read from AC c. Write to B4 d. Read from C7 e. Write to D2 f. Read from F4 g. Write to F7 h. Read from 29 i. Write to 10 j. Read from 2A Set-0 TAG I DO | D1 | D2 | D3 | D4 | D5 | D6 | D7 | V | D | LRU 1010 XXXXXXXX01 1011 X X XX X X X X 1 0 0 Set-1 TAG | DO | DI | D2 | D3 | D4 | D5 | D6 | D7 | V | D LRU a. Write to AE b. Read from AC c. Write to B4 d. Read from C7 e. Write to D2 f. Read from F4 g. Write to F7 h. Read from 29 i. Write to 10 j. Read from 2A Set-0 TAG I DO | D1 | D2 | D3 | D4 | D5 | D6 | D7 | V | D | LRU 1010 XXXXXXXX01 1011 X X XX X X X X 1 0 0 Set-1 TAG | DO | DI | D2 | D3 | D4 | D5 | D6 | D7 | V | D LRU

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Variable and fixed costs in the wine industry, decision making A Votre Sant: Product Costing and Decision Analysis in the Wine Industry3 Background A Votre Sant (AVS) is a small, independent winery...

Assignment: 1. Using the 2-way set associative D-cache depicted below; give the result of the following memory accesses. These memory accesses are byte fetches a. Write to A b. Read from AC c. Write...

1. Using the 2-way set associative D-cache depicted below; give the result of the following memory accesses. These memory accesses are byte fetches a. Write to AE b. Read from AGC c. Write to B4 d....

1. Using the 2-way set associative D-cache depicted below; give the result of the following memory accesses. These memory accesses are byte fetches. a. Write to AE b. Read from AC c. Write to B4 d....

1. Using the 2-way set associative D-cache depicted below; give the result of the following memory accesses. These memory accesses are byte fetches. a. The result should be in the format of H: (hit),...

1. What are the various types of memories used in computer systems, and what are their key differences in terms of performance, capacity, and cost? 2. What is cache memory, and how does it improve...

You are given designs of 3 caches for a 16-?bit address machine: D1: Direct-?mapped cache. Each cache line is 1 byte. 10-?bit index, 6-?bit tag. 1 cycle hit time. D2: 2-?way set associative cache....

4. TLB (8 points - Correctness): Mario's TLB is 2-way set associative and holds 8 translations. It has the following entries. Virtual memory addresses consist of 32 bits with a 12 bit page offset....

TLB (8 points- Correctness): Your TLB is 2-way set associative and holds 8 translations. It has the following entries Virtual memory address consist of 32 bits with a 12 bit page offset The virtual...

Cache System Part A] Cache Design Assume a cache is 2-way set associative, has 16KB, 512-byte blocks and a physical address size of 22 bits Fill in the respective number of bits below Ta Set Block...

Thinking about TV aesthetics (i.e., lighting, staging, special effects, graphics, etc.) How do these aesthetics help or hinder TV? How about news programs? Is there a narrative or dramatic effect...

The standard potentials of proteins are not commonly measured by the methods described in this chapter because proteins often lose their native structure and function when they react on the surfaces...

ters 7 - 9 ) Nowloh update Sared Help Saves Eait Subemit. Comparing the master budget with the flexible budget creates a: Multiple Choice price variance. quantity variance. volume variance. spending...

Seved Help 14 Wisconsin Snowmobile Corp. is considering a switch to level production Cost efficiencies would occur under level production, and aftertax costs would decline by $31,500, but inventory...

After Column and Data Types have been set in the Mining Structure, what is the next step?

What needs to occur after any Structural or Variable setting change in SSAS Mining Structures?

For the highest GS Pay Grade Group (1115) in the Federal Government, what are the chances of Females being included? Do Females have longer service statistics in that Group?