$4$ bit $.$ critical dealy path$.$ gate$.$

The following shows a $4-$bit multiplier. Show the critical delay path of this multiplier and write down the number of gates it passes through.

$($a$)$ Structure of the circuit

$($C$)$ A blOCK in the Bottom two rows

$($b$)$ a block in top low