8. When a data cache access misses the cache in some current pipelined processor systems, it may take 100 processor clock cycles for the desired data word to be read from main memory. Describe the effect this will have on the operation of the pipeline and briefly describe a programming technique that can often be used to reduce this effect on the pipeline