Question: 8-bit Shift and Rotate Unit with 2-bit State Register not (VHDL) Verilog code 1403371 Advanced Logic Design Lab Project 8-bit Shift and Rotate Unit with

8-bit Shift and Rotate Unit with 2-bit State Register

8-bit Shift and Rotate Unit with 2-bit State Register not (VHDL) Verilog

not (VHDL)

Verilog code

1403371 Advanced Logic Design Lab Project 8-bit Shift and Rotate Unit with 2-bit State Register Design, build and simulate 8-bit shift and rotate unit and add to it 2-bit state register. Use data f modeling for more simplicity. It is required to build four modules in total: Shift module, Rotate module, State Register module and a Test Bench. The design should follow the logic described in the following truth table: Shift/ Right/ Arithmetic Without/ Rotate Left Logic With Carry Output Shift input right by specified digit amount and extend the sign in MSBs Shift input right by specified digit amount with zero padding Shift input left by specified digit amount with zero padding 0 0 Rotate input right by specified digit amount 0 Rotate input concatenated with carry flag to the right by specified digit amount Rotate input left by specified digit amount Rotate carry flag concatenated with input to the left by specified amount 0 0 in all cases, the last shifted out or rotated bit is copied to the Carry Flag (CF). Also, if the output (except the carry flag) equals 0 (zero), then the zero flag (ZF) is logic high. th shift and rotate could be performed on stages by positions of powers of 2 (1, 2,4,.. etc.). This is the essential idea of Barrel Shifter 1403371 Advanced Logic Design Lab Project 8-bit Shift and Rotate Unit with 2-bit State Register Design, build and simulate 8-bit shift and rotate unit and add to it 2-bit state register. Use data f modeling for more simplicity. It is required to build four modules in total: Shift module, Rotate module, State Register module and a Test Bench. The design should follow the logic described in the following truth table: Shift/ Right/ Arithmetic Without/ Rotate Left Logic With Carry Output Shift input right by specified digit amount and extend the sign in MSBs Shift input right by specified digit amount with zero padding Shift input left by specified digit amount with zero padding 0 0 Rotate input right by specified digit amount 0 Rotate input concatenated with carry flag to the right by specified digit amount Rotate input left by specified digit amount Rotate carry flag concatenated with input to the left by specified amount 0 0 in all cases, the last shifted out or rotated bit is copied to the Carry Flag (CF). Also, if the output (except the carry flag) equals 0 (zero), then the zero flag (ZF) is logic high. th shift and rotate could be performed on stages by positions of powers of 2 (1, 2,4,.. etc.). This is the essential idea of Barrel Shifter

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Just Solved only in (Verilog code " module" ). Both shift and rotate could be performed on "stages" by positions power of 2 (1,2,4) **notes:he need 3 stage". *similar pic " i think shift right in...

THE REQUIREMENTS DOCUMENTS ARE AS FOLLOWS: PLEASE PROVIDE OP CODE TABLE & MACHINE CYCLE DIAGRAM IN EXCEL OR PDF Either Word, Visio, PDF, or any acceptable format that clearly shows a block diagram of...

using https://www.edaplayground.com DESIGN PROCEDURE: Note that for each Verilog design task a dassignX_X.sv and optionally dassignX_X.tb are provided. The .v file contains the module you are to...

re Regular Languages and Finite Automata (a) Let L be the set of all strings over the alphabet {a, b} that end in a and do not contain the substring bb. Describe a deterministic finite automaton...

Figure 1 shows an architecture for a twos complementer based on this algorithm. It consists of an 8-bit shift register with parallel load capability, a counter, and a control unit. The control unit...

IN VHDL CODE ONLY Design a parameterized computation unit that can do all the operations listed below. Add, subtract, multiply, greater than, less than, greater than equal, less than equal, not...

This Assignment consists of two (2) tasks. You are required to complete both of these outside the contact hour. A detailed description of the tasks is explained below. Both of these task must be...

Need VHDL code for this question in vivado 2021.1 Introduction You are part of the senior design team that has been allocated a task to design a simple 8-bit ALU (Arithmetic Logic Unit). ALU is the...

N.B: Coding for this task must be done by using the software 'Vivado' Design and simulation of an 8bit Arithmetic Logic Unit (ALU) Introduction You are part of the senior design team has been...

Need VHDL code for this question. Introduction You are part of the senior design team that has been allocated a task to design a simple 8-bit ALU (Arithmetic Logic Unit). ALU is the workshop of the...

Toxic Waste Treatment, Inc., a fast-growing company that disposes of toxic wastes, has an $800,000 line of credit at its bank. One section in the credit agreement says that the ratio of cash flows...

The amount of DNA in an experiment increases rapidly from a very small value and then levels out at a large value before declining rapidly to 0. Draw graphs based on the above descriptions.

Convertible that are antidilutive generally affect the calculation of: Basic EPSDiluted EPSa.YesYesb.YesNoc.NoNod.NoYes Question 8 Answer a . Option a b . Option b c . Option c d . Option d

Do some more Internet research so you can explain what the term same origin policy means when discussing client-side scripting? Sometimes application of the same origin policy can be too restrictive....