Question: A 4 - bit shift register, which shifts 1 bit to the right at every clock pulse, The D input is derived from Q 0
A bit shift register, which shifts bit to the right at every clock pulse, The D input is derived from Q Q and Q through two
input XOR gates as shown in figure. a At what values should the shift register be initialized so that the pattern occurs
after the second clock pulse?
Step by Step Solution
There are 3 Steps involved in it
1 Expert Approved Answer
Step: 1 Unlock
Question Has Been Solved by an Expert!
Get step-by-step solutions from verified subject matter experts
Step: 2 Unlock
Step: 3 Unlock
