A four-way set-associative cache consists of 32 slots. The main memory block size is 32 words. Consider referencing the following word addresses 0, 1, 2, …, 1057 repeatedly for 10 times. Assume that the cache is initially empty and the LRU replacement algorithm is used. How many cache misses will be generated by these references? What will be the miss rate for the reference sequence?