A paged virtual memory system has $48$ address bits forming the virtual address $($addressing is byte$).$ The physical $($main$)$ memory has $31$ bits in the physical address. The processor uses pages that are $2^9$ bytes long. How many bits of data are held in the Translation Lookaside Buffer $($assume an Inverse LUT based TLB$)?$