A single$-$cycle processor takes $100$ ns per instruction. It is perfectly pipelined into $10$ stages with pipeline registers that take $2ns.$ What chringe in instruction latency can you expect compared to the single$-$cycle processor?

Page $6$

$10\%$ speedup

Same latency as single$-$cycle processor

$20\%$ speedup

$20\%$ slowdown