(a) You are building an instruction cache for a MIPS processor. It has a total capacity of 4C = 2c + 2 bytes. It is N= 2n - way set associative (N greaterthanorequalto 8), with a block size of b = 2b' bytes (b greaterthanorequalto 8). Give your answers to the following questions in terms of these parameters. Here is the picture of the physical memory address: Which bits of the physical address are used to select a word within a block? Which bits of the physical address are used to select the set within the cache? How many tag bits are needed per block? How many total bits are needed for the tag storage array portion of the cache