Question: You are building an instruction cache for a MIPS processor. It has a total capacity of 4C = 2 c+2 bytes. It is N =
You are building an instruction cache for a MIPS processor. It has a total capacity of 4C = 2c+2 bytes. It is N = 2n -way set associative (N ≥ 8), with a block size of b = 2b′ bytes (b ≥ 8). Give your answers to the following questions in terms of these parameters.
(a) Which bits of the address are used to select a word within a block?
(b) Which bits of the address are used to select the set within the cache?
(c) How many bits are in each tag?
(d) How many tag bits are in the entire cache?
Step by Step Solution
3.32 Rating (170 Votes )
There are 3 Steps involved in it
a b c Each tag is 32 c2n bits ... View full answer
Get step-by-step solutions from verified subject matter experts
