CEDAR LOGIC design

Can you please design circuits representing the following cases using Logical gates via CEDAR LOGIC program?

M1(A,V,L,S) = A'V'L'S+A'V'L'S+AV'L'S'+AV'L'S = V'L' M2(A,V,L,S) = A'VL'S'+A'VL'S+A'VLS'+A'VLS+AVL'S'+AVL'S+AVLS'+AVLS = V M3(A,V,L,S) = A'V'LS'+A'V'LS+A'VLS'+A'VLS+AV'LS'+AV'LS+AVLS'+AVLS = L M4(A,V,L,S) = A'V'L'S+A'V'LS+AV'L'S+AV'LS = VS M5(A,V,L,S) = AVLS+AVLS = VLS

Truth table:

K-map:

_______________________________________________________________

Here's an example of the circuit layout I need:

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|} \hline m & A & V & L & S & M1 & M2 & M3 & M4 & M5 \\ \hline m0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ \hline m1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\ \hline m2 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ \hline m3 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\ \hline m4 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ \hline m5 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\ \hline m6 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline m7 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ \hline m8 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ \hline m9 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\ \hline m10 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ \hline m11 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\ \hline m12 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ \hline m13 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\ \hline m14 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline m15 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ \hline \end{tabular} - Meal 1K-map Before simplification: Ml(A,V,L,L)=AVLS+AVLS+AVLS+AVLSMl(A,V,L,S)=m0+ml+m8+m9Ml(A,V,L,S)=0000+0001+1000+1001 After simplification: -Ml(A,V,L,S)=VL - Meal 2 Before simplification: After simplification: M2(A,V,L,S)=V - Meal 3 - Meal 4 Before simplification: - M3(A,V,L,S)= AVLSS+AVLS+AVLSS+AVLS+AVLS '+AV'LS+AVLS'+AVLS Before simplification: - M3(A,V,L,S)=m2+m3+m6+m7+m10+m11+m14+m15 - M4(A,V,L,S)=AVLS+AVLS+AVL 'S +AVLS - M3(A,V,L,S)=0010+0011+0110+0111+1010+1011+1110+1111 - M4(A,V,L,S)=ml+m3+m9+m11 - M4(A,V,L,S)=0001+0011+1001+1011 Before simplification: - ME(A,V,L,S)=AVLS+AV 'LS - ME(A,V,L,S)=m3+mll - ME(A,V,L,S)=0011+1011 After simplification: - ME(A,V,L,S)=VLS L. \begin{tabular}{|c|c|c|c|c|c|c|c|c|c|} \hline m & A & V & L & S & M1 & M2 & M3 & M4 & M5 \\ \hline m0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ \hline m1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\ \hline m2 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ \hline m3 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\ \hline m4 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ \hline m5 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\ \hline m6 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline m7 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ \hline m8 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ \hline m9 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\ \hline m10 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ \hline m11 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\ \hline m12 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ \hline m13 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\ \hline m14 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline m15 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ \hline \end{tabular} - Meal 1K-map Before simplification: Ml(A,V,L,L)=AVLS+AVLS+AVLS+AVLSMl(A,V,L,S)=m0+ml+m8+m9Ml(A,V,L,S)=0000+0001+1000+1001 After simplification: -Ml(A,V,L,S)=VL - Meal 2 Before simplification: After simplification: M2(A,V,L,S)=V - Meal 3 - Meal 4 Before simplification: - M3(A,V,L,S)= AVLSS+AVLS+AVLSS+AVLS+AVLS '+AV'LS+AVLS'+AVLS Before simplification: - M3(A,V,L,S)=m2+m3+m6+m7+m10+m11+m14+m15 - M4(A,V,L,S)=AVLS+AVLS+AVL 'S +AVLS - M3(A,V,L,S)=0010+0011+0110+0111+1010+1011+1110+1111 - M4(A,V,L,S)=ml+m3+m9+m11 - M4(A,V,L,S)=0001+0011+1001+1011 Before simplification: - ME(A,V,L,S)=AVLS+AV 'LS - ME(A,V,L,S)=m3+mll - ME(A,V,L,S)=0011+1011 After simplification: - ME(A,V,L,S)=VLS L