Computer Architecture

2) (10 points) Consider a microprocessor driven by an 8-MHz input clock, with a 16-bit external data bus. Assume that this microprocessor has a bus cycle whose minimum duration equals 4 input clock cycles. A bus cycle is the number of clock cycles required to accomplish a task (such as data transfer). What is the maximum data transfer rate across the bus that this microprocessor can sustain, in bytes