Question: Write a self-checking test bench for the given SystemVerilog module: module testMe (input logic j, k, m, output logic p); assign p = -j

Write a self-checking test bench for the given SystemVerilog module: module testMe 

Write a self-checking test bench for the given SystemVerilog module: module testMe (input logic j, k, m, output logic p); assign p = -j & k & m | -j& -k & m Ij& -k & -m endmodule You only need to include the code from the initial begin statement until the end of the module. Please include an assert and error statement for each possible combination. Edit View Insert Format Tools Table 12pt v Paragraph v |BIU A- 2v Tv | :

Step by Step Solution

3.28 Rating (154 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

Answer Ver... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Computer Engineering Questions!