Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line.

(a) Suggest a timing such that words are read faster than one every access time (assume that data appears on the memory chips data bus instantaneously at the time it becomes available).