Question: Could someone help me create a test bench for my assembly code /Moore Verilog FSM 2 3 module vending (open, Cik, Reset, N, D) input

Could someone help me create a test bench for my assembly code

/Moore Verilog FSM 2 3 module vending (open, Cik, Reset, N, D) input Clk, Reset, N, D; output open: reg open: reg state, next state: parameter zero-o, five-1, ten= 2, fifteen = 3; 4A 6 74 always (N or D or state) case (state) 9 10 zero: begin 12 13 14 15 16 17 18 19 20 21 if (D) e13e if (N) next 3tate ten ; else open = 0; next_state-five: next state-zero end fifteen: begin f (Reset) next state-fifteen; else open = 1; nextstate = zero; - end endcase 23 24 25 26 27 28 always (posedge Cik) if (Reset 11 (IN &&D) state

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Homework 9 Coin Counter and Vending Machine The objective of this exercise is to build a vending machine. First we will build a coin counter. On each input should be either 1 nickel, dime or quarter,...

IN VHDL Part A Simple FSMD Simulation You must use the entity as-is. Do not add or remove port signals or change the types. NOTE: the type inout means that the port signal is bidirectional (i.e., it...

Assignment 12: 16-bit Integrator Objective The objective of this assignment is to introduce the Controllers and Datapath concept in Digital Design You will be designing an 8X16 Integrator for 16-bit...

using https://www.edaplayground.com DESIGN PROCEDURE: Note that for each Verilog design task a dassignX_X.sv and optionally dassignX_X.tb are provided. The .v file contains the module you are to...

Introduction The purpose of this laboratory is to practice the idea of register-transfer level design using Verilog and FPGA. Most of the code will be written using behavioral modeling. From this...

Implement the following circuit using the modules that you have implemented in PART 1 . For FFs , you should use one single synchronous reset. You have 5 input ports, i . e . X , Y , Z , S 0 , S 1...

Verilog, Mips Question. -------------------------------------mips_single.sv------------------------------------------------------------------------------------ module testbench(); logic clk; logic...

I have posted the code and test bench for the following: please help me get it waveform on vivado. i am getting some errors. main code: 16 bit risc mips -------------------------------------------...

I have posted the code and test bench for the following: please help me get it waveform on vivado. i am getting some errors. ------------------------ // main code: 16 bit risc mips processor...

Copy and pasteable code: module alu( input [3:0] A,B, // ALU 4-bit Inputs input [3:0] ALU_Sel ,// ALU Selection output [3:0] ALU_Out , // ALU 4-bit Output output CarryOut // Carry Out Flag ); reg...

Han invests $13,000 into a fund that combines stocks and bonds. The return varies from year to year. The balance at 5- year intervals is given in the table below 0 5 10 15 20 25 y (Balance / $1,000)|...

Web site content organization and standards for page design and copy must be centrally controlled to achieve consistency across any organization, regardless of size.

is a draft in which the drawer and drawee are the same bank or branches of the same bank?

Seved Help 14 Wisconsin Snowmobile Corp. is considering a switch to level production Cost efficiencies would occur under level production, and aftertax costs would decline by $31,500, but inventory...

=+5 Does this case provide an example of the future for IHRM?

=+4 How did it affect HR?

=+2 What does the situation say about the firms human resource department?