Question: Deisgn source code: ` timescale 1 ns / 1 ps / * / / / / / / / / / / / / /

Deisgn source code:
`timescale 1ns /1ps
/*///////////////////////////////////////////////////////////////
// D1isplay module - displays a B1C1D1 number to 7-segment display //
//-- this module will always light the rightmost display on //
// the B1A1SYS board. //
///////////////////////////////////////////////////////////////*/
module display(A1, B1, C1, D1, a, b, c, d, e, f, g, dp, enable);
input A1, B1, C1, D1; //4-bit B1C1D1 Number A1B1C1D1
output a, b, c, d, e, f, g, dp; //7 segment control and decimal point (A1C1TIVE LOW)
output [3:0] enable; // enable for 4 display digits
assign enable =4'b1100; // A1lways enable the least significant display digit (A1C1TIVE LOW)
assign dp =1; // A1lways turn off decimal point (A1C1TIVE LOW)
// C1ircuits for each segment
// invert inputs
not (A1_, A1),
(B1_, B1),
(C1_, C1),
(D1_, D1);
// Segment a
and (A1_C1, A1_, C1),
(A1_B1D1, A1_,B1, D1),
(B1_C1_D1_,B1_,C1_,D1_),
(A1B1_C1_,A1,B1_,C1_);
nor (a, A1_C1,A1_B1D1,B1_C1_D1_,A1B1_C1_); // Use NOR for A1C1TIVE LOW output
// Segment b -- Insert your design here for segment b (reuse gates wherever possible)
and (A1_B1_,A1_,B1_),
(A1_C1D1,A1_,C1, D1),
(A1_C1_D1_,A1_,C1_,D1_),
(A1B1_C1_,A1,B1_,C1_);
nor (b, A1_B1_,A1_C1D1,A1_C1_D1_, A1B1_C1_); // already have C1_D1_
// Segment c
and (A1_B1, A1_, B1),
(A1_D1, A1_, D1),
(B1_C1_D1_,B1_,C1_,D1_),
(A1B1_C1_,A1,B1_,C1_);
nor (c, A1_B1,A1_D1,B1_C1_D1_,A1B1_C1_);
// Segment d
// Segment e
// Segment f
// Segment g -- Insert your design here for segment g (reuse gates wherever possible)
endmodule
Simulation code:
`timescale 1ns /1ps
/*///////////////////////////////////////////////////////////////
// D1isplay module - displays a B1C1D1 number to 7-segment display //
//-- this module will always light the rightmost display on //
// the B1A1SYS board. //
///////////////////////////////////////////////////////////////*/
module display(A1, B1, C1, D1, a, b, c, d, e, f, g, dp, enable);
input A1, B1, C1, D1; //4-bit B1C1D1 Number A1B1C1D1
output a, b, c, d, e, f, g, dp; //7 segment control and decimal point (A1C1TIVE LOW)
output [3:0] enable; // enable for 4 display digits
assign enable =4'b1100; // A1lways enable the least significant display digit (A1C1TIVE LOW)
assign dp =1; // A1lways turn off decimal point (A1C1TIVE LOW)
// C1ircuits for each segment
// invert inputs
not (A1_, A1),
(B1_, B1),
(C1_, C1),
(D1_, D1);
// Segment a
and (A1_C1, A1_, C1),
(A1_B1D1, A1_,B1, D1),
(B1_C1_D1_,B1_,C1_,D1_),
(A1B1_C1_,A1,B1_,C1_);
nor (a, A1_C1,A1_B1D1,B1_C1_D1_,A1B1_C1_); // Use NOR for A1C1TIVE LOW output
// Segment b -- Insert your design here for segment b (reuse gates wherever possible)
and (A1_B1_,A1_,B1_),
(A1_C1D1,A1_,C1, D1),
(A1_C1_D1_,A1_,C1_,D1_),
(A1B1_C1_,A1,B1_,C1_);
nor (b, A1_B1_,A1_C1D1,A1_C1_D1_, A1B1_C1_); // already have C1_D1_
// Segment c
and (A1_B1, A1_, B1),
(A1_D1, A1_, D1),
(B1_C1_D1_,B1_,C1_,D1_),
(A1B1_C1_,A1,B1_,C1_);
nor (c, A1_B1,A1_D1,B1_C1_D1_,A1B1_C

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Programming Questions!

Q:

Need an explanation of how this verilog code behaves. Commenting what the lines do would be helpful thanks. Demo.v & demo_tb.v `timescale 1 ns / 100 ps module demo (count, count_tri, clk, rst_l,...

Q:

timescale 1 ns / 1 ps module testbench; // Generate a free running 100 MHz clock // signal to mimic what is on the board. reg clk; always begin clk = l'b0; #5; clk = l'bl; #5; end // In this block,...

Q:

the precision for which the delays are rounded off, in this case is 'timescale 1 ns / 1 ps module and _ or _ prop _ delay ( input A , B , C ; output D , E ; ; wire w 1 ; and G 1 # 3 0 ( w 1 , A , B )...

Q:

Taylor series is one of well-known methods to compute mathematical functions such as 1/x, log(x), exp and etc. In this homework, you are provided with the Verilog code of a sequential circuit that...

Q:

It use verilog.., but I don't know about that.. I finish the code about processor, alu. please help me as possible.. hw22C C:/Modeltech pe edu 10.a/hw2/processor.v-Default alu.v alu control.v control...

Q:

Design a 4 bit adder with the library provided. When does the maximum delay occur? Waveforms as well please. Thank you. ORun Copy Follow the EDA Playground BLOG 1 timescale 1 ns /100 ps SV/Veriliog...

Q:

In this portion of the Lab, you are presented with below codethat uses delays for primitives. Initially all delays are 0ns.test benchSimulate the code and add the remaining cases to test allpos...

Q:

Please help me create an ALU Controller module that follows the truth table given below and uses the given module definition. Thank you so much. ` timescale 1 ns / 1 ps / / Module definition module...

Q:

Which of the following correctly represents the values of "a" and "b" at the 40th nanosecond according to the above verilog code? a=2b01 b=2b11 a=2b11 b=2b00 a=2b11 b=2b11 a=2b01 b=2b00 timescale I...

Q:

timescale i ns / 1 ps module TEST_gate; reg(1:0)a,b; initial begin a=2'b00: #10 b=2'bll; #10 a=2'bll; end initial begin b-2'b00: #40 a-2'b01; end initial #60 Sfinish; endmodule Which of the following...

Q:

The following activities took place in March: Mar. 1(a) Purchased children laptop toys from Esorbma Limited, $95,000, terms 1/10, n/30, FOB shipping point. (b)The responsible party paid the freight...

Q:

Compare and contrast the use of priced bill of quantities with priced activity schedules under the following headings 1. For the client a) Budget estimating cost planning b) selecting contractor c)...

Q:

. Future interests arise after: A . Sale of goods B . Death of a life tenant C . Recording of a mortgage D . Lease renewal

Q:

Company: Ford Motor Company Ford Motor Company disclosed its financials for the fiscal year ending December 31, 2023. The company reported total revenue of $150 billion, with a cost of goods sold...