Question: Design a 4-bit Parallel-In Serial-Out Shift Left Register using JK Flip flop, such that: a) if the control signal is 1 then parallel load operation
Design a 4-bit Parallel-In Serial-Out Shift Left Register using JK Flip flop, such that: a) if the control signal is 1 then parallel load operation is performed and b) if control signal is 0 then shift operation is performed such that after 4 shifts the content of the register is zero.
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
