Design a verilog code with testbench with vcd output finite state machine for a traffic light controller with three states: green, yellow, and red using behavioral modelling of a sequential circuit. The traffic light should transition between these states in the following

sequence:

a$.$ Green for $6$ clock cycles,

b$.$ Yellow for $2$ clock cycles, and

c$.$ Red for $3$ clock cycles.