Desiga logic circuit with 4 inputs A, B, C & D that will produce output ‘1’ only whenever two adjacent input variables are 1’s. A & D are also to be treated as adjacent, implement it using a universal gate.

Course: Digital Logic Design