For TTL NAND gate circuit shown in the figure. 1 below. Given that p = 20...

 

Transcribed Image Text:

For TTL NAND gate circuit shown in the figure. 1 below. Given that p = 20 BR = 0.1 Vcc= 5V, VCE (sat) = 0.2V, VBE (Sat) = 0.8V, VBE (on) = VD = 0.7V,VBEY = 0.5V and Voy = 0.6V. Assumed that Q₂ and Q3 are saturated when all inputs are high. Input A Input B a) Calculate Fan out (N) b) Calculate Logic Swing Figure 1 R₁ 3.5 kn Q₁ R₂ 1.2 ΚΩ Ke₂ R3 0.4ΚΩ -o +Vcc Re 120 Ω Kes D3 Output 03 For TTL NAND gate circuit shown in the figure. 1 below. Given that p = 20 BR = 0.1 Vcc= 5V, VCE (sat) = 0.2V, VBE (Sat) = 0.8V, VBE (on) = VD = 0.7V,VBEY = 0.5V and Voy = 0.6V. Assumed that Q₂ and Q3 are saturated when all inputs are high. Input A Input B a) Calculate Fan out (N) b) Calculate Logic Swing Figure 1 R₁ 3.5 kn Q₁ R₂ 1.2 ΚΩ Ke₂ R3 0.4ΚΩ -o +Vcc Re 120 Ω Kes D3 Output 03

Answer rating: 100% (QA)

To calculate the fan out N and the logic swing in the TTL NAND gate circuit we need to analyze the c... View the full answer