Question: For TTL NAND gate circuit shown in the figure. 1 below. Given that p = 20 BR = 0.1 Vcc= 5V, VCE (sat) =

For TTL NAND gate circuit shown in the figure. 1 below. Given that Bp = 20 BR = 0.1 Vcc=5V, VCE (sat) = 0.2V, 

For TTL NAND gate circuit shown in the figure. 1 below. Given that p = 20 BR = 0.1 Vcc= 5V, VCE (sat) = 0.2V, VBE (Sat) = 0.8V, VBE (on) = VD = 0.7V,VBEY = 0.5V and Voy = 0.6V. Assumed that Q and Q3 are saturated when all inputs are high. Input A Input B a) Calculate Fan out (N) b) Calculate Logic Swing Figure 1 R 3.5 kn Q R 1.2 Ke R3 0.4 -o +Vcc Re 120 Kes D3 Output 03

Step by Step Solution

3.44 Rating (154 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

To calculate the fan out N and the logic swing in the TTL NAND gate circuit we need to analyze the c... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Marketing Questions!