For $($i$)$ FFs$,($ii$)$ two$-$phase transparent latches, and $($iii$)$ pulsed latches with $80$ ps pulse width, deter$-$

mine the maximum logic propagation delay available within a $500$ps clock cycle, when the clock skew is zero and no time

borrowing takes place