Question: Give a circuit to add/subtract two 2-bit 2s complement numbers a1a0 and b1b0. Your circuit will have also have an input SUB, which is set

Give a circuit to add/subtract two 2-bit 2s complement numbers a1a0 and b1b0. Your circuit will have also have an input SUB, which is set to 0 if you want to add, and set to 1 if you want to subtract (ie. a1a0-b1b0). Your circuit will have three outputs C, s0 and s1, where C is the carry-out, s0 is bit 0 of the result, and s1 is bit 1 of the result. Finally, your circuit can ONLY use two 1-bit full adders and a few gates (AND,OR,NOT,NOR,NAND,XOR). Hint: XOR gates can be useful here.

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Give a circuit to add/subtract two 2-bit 2's complement numbers ajao and bibo. Your circuit will have also have an input SUB, which is set to 0 if you want to add, and set to 1 if you want to...

1. Problem 10.1(I already done this) 10.1 represent the following decimal numbers in both sign magnitude and 2's complement using 16bits: +512, -29 Answer: +512 ( sign magnitude:0000 0010 0000 0000;...

Test the full adder circuit from Figure 1 1 . 2 0 , 1 0 th Ed . ( 1 2 . 2 2 in 1 1 th Ed . ) , also in the slide set for Ch . 1 1 available on D 2 L . Take the screenshot of the circuit under test. 1...

Add Sub Extra Credit Problem Preliminaries The Add / Sub circuit you studied in practice problem 1 0 , week 3 , is shown below. It adds two 4 - bit numbers x and Y . Now, let's assume that the user...

Task 1: 1s or 2s complement It is convenient how similar the 1s and 2s complement operations are. In both cases, each of the bits are individually complemented. And then that complemented result...

can someone solve this Modern workstations typically have memory systems that incorporate two or three levels of caching. Explain why they are designed like this. [4 marks] In order to investigate...

PLEASE WRITE A VERILOG MODULE myALU4 IN PROBLEM 4. thank you I. OBJECTIVES In this laboratory you will: Design and test a 4-bit arithmetic logic unit (ALU) with adder/subtractor functions Use a MUX...

Q4. A70 B7-0 8 BCD to Binary BCD to Binary Asien 18 Z Bsien 1 MG 8 Binary to 2's complement Binary to 2's complement Asign Overflow detector 8-bit adder E, E2 O We want to design a basic decimal...

Question: For the unit 3 assignment, there will be three tasks: First you must create a logic circuit using... For the unit 3 assignment, there will be three tasks: First you must create a logic...

pleaseprovide photos First you must create a logic circuit using only basic gates such as AND, OR , NOR, NAND, NOT, etc. to implement an ADDER capable of adding two 4 bit binary numbers. Second you...

A company entered into two different leases on Ist January 2012: Machine 1 A total of 24 monthly instalments of 1,500 payable in advance and terminable at any time by either party. The cash price of...

Determine the critical region and critical value(s) that would be used to test the following hypotheses using the classical approach when F_ is used as the test statisti Ho:=versus Ha:> , with ni =...

Which of the following statements regarding share repurchases is not true ? Group of answer choices Shares repurchased can be held as treasury stock or retired from the accounting records. Share...

Questions Q1. Write a Python program to retrieve the first and last colors from the following list: color_list = ["red", "green", "white", "blue", "black") Q2. Given the following dictionary,...

4. Implementing professional development that serves as the engine for the school improvement plan.

5. Differentiating supervision of teaching and learning to monitor how processes are working in classrooms.

1. Study/review the moves of a focus/mini lesson.