i need the solution in 1: 30 hour pleaseeeeee

Caches are important in providing a high-performance memory hierarchy to processors. Below is a list of 32-bit memory address references, given as word addresses. 21, 166, 201, 143, 21, 61, 62,166, 133, 111,143, 144, 61, 201 (Roll Number) Modulo 4 Type 0 Fully associative 1 Direct associative 2 2-way set associative 3 4-way set associative . The type of cache is defined by your roll number as given in table. (For example, for a student with roll number 21. 21 modulo 4 = 1, hence Direct associative). Each block of cache consists of one word and the total size is X blocks? X is from Question 1 Use LRU replacement a) Compute bits for byte offset, tag and index (wherever needed) (6) b) Compute hit ratio c) Draw block diagram of the cache memory with data and tag