Many SMP (Symmetric multiprocessing) systems have different level of caches; one level is local to each...

Transcribed Image Text:

Many SMP (Symmetric multiprocessing) systems have different level of caches; one level is local to each processing core, and another level is shared among all processing cores. Answer the following questions in this regard: a) Redraw the figure given below to demonstrate the architecture of this multi-level cache system. b) Explain why are caching systems are designed in this way? c) Explain with the help of an example what does cache coherence means in this architecture d) Can a SMP system can guarantee that performance will always be better than a uniprocessor system. Yes or No and then justify your claim. CPU registers cache CPU₁ registers cache memory CPU₂ registers cache Many SMP (Symmetric multiprocessing) systems have different level of caches; one level is local to each processing core, and another level is shared among all processing cores. Answer the following questions in this regard: a) Redraw the figure given below to demonstrate the architecture of this multi-level cache system. b) Explain why are caching systems are designed in this way? c) Explain with the help of an example what does cache coherence means in this architecture d) Can a SMP system can guarantee that performance will always be better than a uniprocessor system. Yes or No and then justify your claim. CPU registers cache CPU₁ registers cache memory CPU₂ registers cache

Answer rating: 100% (QA)

a All the processors in the symmetric multiprocessing architecture contain a common bus and main ... View the full answer