Objectives: 1. To be able to design logic circuit using Universal NAND and NOR gate. Questions: Given the timing diagram given below, answer the following questions: (e) Simplity using KMAP (0) Draw the simplified expression using NAND gate only (8) Draw the simplified expression using NOR gate only (h) in the stanua simulator design the NAND gate and NOR gate using logic gate circuit and chips