Please explain each step

Consider a 32-bit microprocessor that has an on-chip 16-KByte four-way set- associative cache. Assume that the cache has a line size of four 32-bit words. Draw a block diagram of this cache showing its organization and how the different address fields are used to determine a cache hit/miss. Where in the cache is the word from memory location ABCDE8F8 mapped