Problem # $3$: Based on the multi$-$cycle datapath and control diagram shown in the appendix data sheet, answer following questions: $[2$ pts$]$

The table below shows the action taken during the instruction decode and register Fetch step step in the multi$-$cycle Datapath and control. Fill in the table below with the correct values of the control signals in this step.

os:$//$s$2.$ebalqa.courses$/$nfetmoodle$/$pluginfile$.$php$/88013/...$d$\_$resource$/$content$/0/$Homework$\_$second$\_2023\_2024.$docx

$02/06/20$

$A=$Reg$[IR[25-21]]$

$B=$Reg$[IR[20-16]]$;

ALUOut $=$ PC sign$-$extend ;

PCWrite

IorD

MemRead

MemWrite

IRWrite

PCsource

ALUOp

ALUSrcB

ALUSrcA

ReqWrite

Write the action $($sequence of operations$)$ that will be carried out in the instruction fetch step for all type of instructions.

Problem # $4$: Draw a structure diagram of an $8-$way set associative cache. $[2$pts$]$