Question: Q #5 [6 Marks] a) Suppose a computer having 5 GHz processor with cycle time of 2ns and main memory access time 100ns with CPI

Q #5 [6 Marks] a) Suppose a computer having 5 GHz

Q #5 [6 Marks] a) Suppose a computer having 5 GHz processor with cycle time of 2ns and main memory access time 100ns with CPI is 2 cycle. i. Calculate the processor performance without cache. ii. Calculate the performance with L1 cache, assume L1 hit rate is 75% and access time is ins. iii. Calculate the performance with L2 cache assume L2 hit rate is 90% and access time is 5ns. iv. Calculate the performance with L3 cache, assume L3 hit rate is 95% and access time is 7ns

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Suppose a computer having 5 GHz processor with cycle time of 2ns and main memory access time 100ns with CPI is 2 cycle. Calculate the processor performance without cache. Calculate the performance...

a ) Suppose we have a processor with a base of CPI of 2 0 and 0 clock rate of 5 ghz , assuming all reference hit in the primary cache. Assume a main memory access time of 1 0 0 ns , including all the...

eu Assume MLreadint and MLwriteint are primitives with side effects for inputoutput and consider the ML expression add1 of type int: let val x = MLreadint() in MLwriteint(x+1); x end (i) Give an...

You are designing a new syntax for a programming language like Java, with the intention of making it more approachable to students by using English words instead of punctuation symbols. (a) How does...

can someone solve this Modern workstations typically have memory systems that incorporate two or three levels of caching. Explain why they are designed like this. [4 marks] In order to investigate...

Computer Organization and Design 1.David Patterson and John Hennessy, "Computer Organization and Design ARM Edition, Hardware and Software Interface", 1st Edition, Morgan Kaufmann, ISBN:...

Consider a processor that run at 3 GHz and has a base CPI (i.e., CPI execution) of 1.2 (with perfect caches). The only instructions that access memory are loads (20% of all instructions) and stores...

ADVANCED COMPUTER ARCHITECTURE CPCS504 Assignment1 Spring 2021 /1442 Due Date 1st March 2021 Chapter1: 1. In Example 1 of Section 1.2.1, we assumed that the cache miss penalty was 20 cycles. With...

software projects failed. In the run-up to Y2K, most of the world's large companies claimed that fixing the Millennium Bug was a large project whose success was critical to their survival. One would...

(a) What is the voltage across the capacitor in the circuit in Figure? (b) If the battery is disconnected, give the capacitor current as a function of time. (c) How long does it take the capacitor to...

In the following independent situations, determine whether a parent-subsidiary relationship exists, and which entity, if any, is a parent required to prepare consolidated financial statements under...

Ratio analysis can be used to compare companies of different sizes. Question 1 options: TrueFalse

Compared with half a century ago, adoption has become _ _ _ _ _ _ _ _ _ common, but it is more open and acceptabl e , so we probably discuss it _ _ _ _ _ _ _ . fill in the blanks more or much less or...

=+Describe the ways in which the IHRM department will obtain more involvement in the MNE.

=+5 How does HRM relate to efforts to increase innovation?

=+4 Are there regional variations in country and company efforts to support innovation?