Question: Question 1. For a direct-mapped cache design with 32-bit address, the following bits of the address are used to access the cache: Tag 31-10 IndexByte

 Question 1. For a direct-mapped cache design with 32-bit address, the

Question 1. For a direct-mapped cache design with 32-bit address, the following bits of the address are used to access the cache: Tag 31-10 IndexByte offset 9-4 3-0 a) What is the cache line size in bytes? b) How many entries does the cache have? c) What is the ratio between total bits required (data, tag, and valid bits) over the data storage bits? Starting from power on (empty cache), the following byte addressed cache references are recorded Address #1>0 Address #2>4 Address #3216 Address #4>132 Address #5>232 Address #62160 Address #7>1024 Address #8230 Address #92140 Address #10> 3100 Address #11> 180 Address #12> 2180 d) How many blocks are replaced? e) What is the hit ratio? f) List the final state of the cache, with each valid entry represented as a record of

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!