Question: The first two, 9.0 and 5.0 are correct please help with last three! QUESTION 5 Cache performance both caches is 80 cycles. When the processor

The first two, 9.0 and 5.0 are correct please help with last three!
QUESTION 5 Cache performance both caches is 80 cycles. When the processor runs an application, the miss rate of the data cache is 10% and the miss rate of the instruction cache is 5%, 35% of the instruction executed in an application are memory accesses Keep one digit and only one digit after the decimal point. For example, enter 5.0 for both 5 and 5.06. The average memory access time of the data cache is 9.0 The average memory access time of the instruction cache is 5.0 The overhead of CPI from data memory accesses is The overhead on CPl from instruction memory accesses is If the CPI for the application is 1.6 without memory stalls, the overall CPI with memory stalls is QUESTION 5 Cache performance both caches is 80 cycles. When the processor runs an application, the miss rate of the data cache is 10% and the miss rate of the instruction cache is 5%, 35% of the instruction executed in an application are memory accesses Keep one digit and only one digit after the decimal point. For example, enter 5.0 for both 5 and 5.06. The average memory access time of the data cache is 9.0 The average memory access time of the instruction cache is 5.0 The overhead of CPI from data memory accesses is The overhead on CPl from instruction memory accesses is If the CPI for the application is 1.6 without memory stalls, the overall CPI with memory stalls is
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
