Question: Using the ALU below module alu(inp1, inp2, sel, out); input[3:0] inp1, inp2, sel; output[3:0] out; reg[3:0] out; always @(inp1, inp2, sel) begin case(sel) 4'b0000: begin

Using the ALU below

module alu(inp1, inp2, sel, out); input[3:0] inp1, inp2, sel; output[3:0] out; reg[3:0] out;

always @(inp1, inp2, sel) begin case(sel) 4'b0000: begin out = inp1 + inp2; end // Addition 4'b0001: begin out = inp1 - inp2; end // Subtraction 4'b0010: begin out = inp1 - 1; end // Subtract by 1 4'b0011: begin out = inp1 + 1; end // Add by 1 4'b0100: begin out = inp1 & inp2; end // Logical AND 4'b0101: begin out = inp1 | inp2; end // Logical OR 4'b0110: begin out = ~ inp1; end // LOGICAL NOT 4'b0111: begin out = (inp1 ^ inp2); end // XOR 4'b1000: begin out = inp1 << 4'b0010; end // Logical shift Left 4'b1001: begin out = inp2 >> 4'b0011; end // Logical shift Right default: begin out = 4'b0000; end // This line is very important endcase end endmodule

Modify the ALU generate a sum and a carry.
Modify the ALU to add an input carry and generate a sum and a carry
Modify the ALU to implement subtraction using twos complement
Modify the ALU to compare two 4-bit inputs

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Need just the screenshots for these working Quartus prime code 1. [5 points] Code screenshot of arrmul.sv file and upload the file separately. 2. [1 points] Screenshot of successful compilation of...

Faculty of Engineering and Technology Electrical and Computer Engineering Department Digital Systems ENCS 2 3 4 0 Verilog HDL Project Project title: Design and Implementation of a Simple ALU using...

Project Description: In this project, you will design a simple Arithmetic Logic Unit ( ALU ) using Verilog Hardware Description Language ( HDL ) . The ALU should be capable of performing four basic...

Write a report for your results by providing the code and the simulation results of every component as well as the whole system. NOTE: The grading of the project will be via discussion. This project...

Project Digital NOTE: Project Description: In this project, you will design a simple Arithmetic Logic Unit ( ALU ) using Verilog Hardware Description Language ( HDL ) . The ALU should be capable of...

Phase 1: 32-bit ALU simulation Write a simulation code for the 32-bit ALU described in the attached figures. The ALU uses 32-bit ripple-carry adder, and performs six operations, i.e., logic AND,...

Project title: Design and Implementation of a Simple ALU using Verilog HDL Due date: Tuesday, January 2 3 rd , 2 0 2 4 This project is to be done individually . 1 ) Youneedtosubmityourcodes . 2 )...

Objective: To develop a comprehensive understanding of Verilog HDL for hardware description. To design and implement a simple ALU with four basic functionalities. To explore structural, dataflow, and...

what SEM (Scanning Electron Microscopy) can tell you about an engineering ceramic?

A current-carrying solenoid is 10 cm long and is wound with 1000 turns of wire. It produces a magnetic field of 4.0 x 10-4 T at the solenoids center. (a) How long would you make the solenoid in order...

What is the source of IKEAs success today? Can you see any weaknesses in the company? What might it do to correct these?

Seved Help 14 Wisconsin Snowmobile Corp. is considering a switch to level production Cost efficiencies would occur under level production, and aftertax costs would decline by $31,500, but inventory...

LAST WORD Based on the information in this chapter, contrast the economic growth rates of the United States and China over the last 25 years. How does the real GDP per capita of China compare with...

KEY QUESTION To what extent have increases in U.S. real GDP resulted from more labor inputs? From higher labor productivity? Rearrange the following contributors to the growth of productivity in...

KEY QUESTION Assume a DVC and an IAC presently have real per capita outputs of $500 and $5000, respectively. If both nations have a 3 percent increase in their real per capita outputs, by how much...