We have a combinatorial logic function that can be decomposed into three steps each with the indicated delay with a resulting clock speed of 4.55 GHz. 55ps 60ps 80ps You can use an expression if you like. Reg 25ps Assume we further pipeline this logic by adding just one additional register between the first two or last two stages of combinatorial logic. What would be the highest resulting clock speed we could achieve in GHz?