Question: We have the following program segment executed on a three - stage ( I , E , and D ) RISC pipeline. The pipeline allows
We have the following program segment executed on a threestage
I E and D RISC pipeline. The pipeline allows two simultaneous memory accesses.
LOAD R X #Load from Address X
LOAD R Y #Load from Address Y
INC R #Increment R
DEC R #Decrement R
BRANCH #Branch to Address
ADD R #Add to R
SUB R #Subtract from R
STORE RZ #Store R at Address Z
Using delayed branch in pipeline operation in the above program, draw the pipeline timing diagrams:
iusing NOOPS
ii After rearranging the instructions optimized delayed branch
Calculate the number of clock cycles required to execute the above program in each case.
Step by Step Solution
There are 3 Steps involved in it
1 Expert Approved Answer
Step: 1 Unlock
Question Has Been Solved by an Expert!
Get step-by-step solutions from verified subject matter experts
Step: 2 Unlock
Step: 3 Unlock
