What are heterogeneous multicore processors and why are they important? Figure 1 shows a block diagram of

What are heterogeneous multicore processors and why are they important?

 

Transcribed Image Text:

Figure 1 shows a block diagram of an heterogeneous multicore processor - Texas Instruments 66AK2H12 heterogeneous multicore chip: (1) Clearly identify all the cores on this chip. Describe its architecture with reference to the individual cores and the cache memories associated with each of them. Explain how the processor's architecture contributes to its performance in relation to its cores and cache memories. State four typical applications for which this processor can be used. (HH) (iv) Memory Subsystem 72 bit DDR3 EMIF 72-bit DDR3 EMIF Debug & Trace Boot ROM Semaphore Power Mangement PLL EDMA 2x HyperLink EMIF 16 GPIO X32 + 5x 3x1³C USB 3.0 2x UART 6MB MSM SRAM MSMC $4 32L1 32 11 32KBL1L1 P.Cache Cache P.Cache Cache C66x DSP ARM ARM Cortex-A15 Cortex-A15 4MB L2 Cache ARM ARM Cortex-A15 Cortex-A15 3x SPI 32kB L1 32KB L1 PCache D-Cache 1MB L2 Cache 32KB L1 32B L1 32kBL132KB L1 P.Cache D-Cache P-Cache D-Cache 8CSS: DSP cores@1.2 GHz 4ARM cores@1.4 Ghz TeraNet PCIe x2 SRIO X4 Multicore Navigator Quene Manager 5.Port Ethernet Switch IGBE 4 IGBE IGBE IGBE Packet DMA Security Accelerator Packet Accelerater Network Coprocessor Figure 1 shows a block diagram of an heterogeneous multicore processor - Texas Instruments 66AK2H12 heterogeneous multicore chip: (1) Clearly identify all the cores on this chip. Describe its architecture with reference to the individual cores and the cache memories associated with each of them. Explain how the processor's architecture contributes to its performance in relation to its cores and cache memories. State four typical applications for which this processor can be used. (HH) (iv) Memory Subsystem 72 bit DDR3 EMIF 72-bit DDR3 EMIF Debug & Trace Boot ROM Semaphore Power Mangement PLL EDMA 2x HyperLink EMIF 16 GPIO X32 + 5x 3x1³C USB 3.0 2x UART 6MB MSM SRAM MSMC $4 32L1 32 11 32KBL1L1 P.Cache Cache P.Cache Cache C66x DSP ARM ARM Cortex-A15 Cortex-A15 4MB L2 Cache ARM ARM Cortex-A15 Cortex-A15 3x SPI 32kB L1 32KB L1 PCache D-Cache 1MB L2 Cache 32KB L1 32B L1 32kBL132KB L1 P.Cache D-Cache P-Cache D-Cache 8CSS: DSP cores@1.2 GHz 4ARM cores@1.4 Ghz TeraNet PCIe x2 SRIO X4 Multicore Navigator Quene Manager 5.Port Ethernet Switch IGBE 4 IGBE IGBE IGBE Packet DMA Security Accelerator Packet Accelerater Network Coprocessor

Answer rating: 100% (QA)

B The 66AK2H12 devices C66x CorePac contains a 1024KB level2 memory L2 a 32KB level1 pr... View the full answer