Question: With a perfect cache CPIbase = 1.5 1.4 MemAccess / instruction Compare two 128 KB caches 64-byte blocks Miss penalty = 60 ns Cache 1:

With a perfect cache

CPIbase = 1.5

1.4 MemAccess / instruction

Compare two 128 KB caches

64-byte blocks

Miss penalty = 60 ns

Cache 1:

Direct mapped

Miss rate = 2.1%

CC(1-way) = 0.30 ns

HT = 1 CC(1-way)

Cache 2:

2-way set associative

CC(2-way) = 1.30 CC(1-way)

Miss rate = 1.9%

HT = 1 CC(2-way)

Question: What is CPU_Time of system with Cache 1 (direct mapped)? Choose the closest value. - 2.18 x IC

- 2.21 x IC

- 2.33 x IC

- 2.47 x IC

- 2.49 x IC

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Q:

With a perfect cache CPIbase = 1.5 1.4 MemAccess / instruction Compare two 128 KB caches 64-byte blocks Miss penalty = 60 ns Cache 1: Direct mapped Miss rate = 2.1% CC(1-way) = 0.30 ns HT = 1...

Q:

With a perfect cache CPIbase = 1.5 1.4 MemAccess / instruction Compare two 128 KB caches 64-byte blocks Miss penalty = 60 ns Cache 1: Direct mapped Miss rate = 2.1% CC(1-way) = 0.30 ns HT = 1...

Q:

Your system, running at 2.5 GHz has the following instruction mix, with CPI that doesn't include memory accesses. Assume that L1 cache can be accessed with no pipeline stalls on a hit. Instruction...

Q:

Consider two caches: a) a 32 KB instruction cache with a 32 KB data cache, and b) a 64 KB unified cache. Assume a hit takes 1 cycle and the miss penalty is 60 clock cycles for both caches. Which of...

Q:

Portray in words what transforms you would have to make to your execution to some degree (a) to accomplish this and remark on the benefits and detriments of this thought.You are approached to compose...

Q:

ADVANCED COMPUTER ARCHITECTURE CPCS504 Assignment1 Spring 2021 /1442 Due Date 1st March 2021 Chapter1: 1. In Example 1 of Section 1.2.1, we assumed that the cache miss penalty was 20 cycles. With...

Q:

What is the impact of two different cache organizations on the performance of a processor? Assume that the CPI with a perfect cache is 1 . 6 , the clock cycle time is 0 . 3 5 ns , there are 1 . 4...

Q:

You are building a computer system around a processor with in-order execution that runs at 1 GHz and has a CPI of 1, excluding memory accesses. The only instructions that read or write data from/to...

Q:

For problem 2 . 1 8 , please use the following data for the direct - mapped ( DM ) and 4 - way set associative ( 4 WSA ) caches: Hit time: DM: 0 . 8 6 nsec running on a 0 . 5 nsec clock = 2 cycles. 4...

Q:

You are building a system around a processor with in order execution that runs at 1 . 1 GHz and has a CPI of 0 . 7 excluding memory accesses. The only instructions that read or write data from memory...

Q:

Daniel, Director of Engins Verts, a manufacturer of lawn mowers and leaf blowers/vacuums. He must prepare an overall production plan according to the demand forecasts for engines (see the table...

Q:

The spin cycles of a washing machine have two angular speeds, 423 rev/min and 640 rev /min. The internal diameter of the drum is 0.470 m. (a) What is the ratio of the maximum radial force on the...

Q:

When do we usually start preparing annual comprehensive financial report?

Q:

I segmentation, targeting, and positioning ( STP ) are more complicated than local STP , in part because Multiple Choice most governments have rules against targeting consumers. positioning almost...

Q:

=+ Who has this information?

Q:

=+ How can this information be obtained from them?

Q:

=+3. Who is responsible for this project?