Write a Verilog code to implement a comparator module (Structural) that takes two -8 bit inputs op1,op2.

the result will be as follows :

0 { if Op1 > Op2}

1 { if Op1 = Op2}

Write testbench for your code.

2 { if Op1 < Op2}