Question: Write a Verilog module called myOr to implement the logic OR gate. Write a test bench to test the myOr module created in step 6.
- Write a Verilog module called myOr to implement the logic OR gate.
- Write a test bench to test the myOr module created in step 6. Simulate the circuit using ISim and analyze the resulting waveform.
- Take full screenshots of the source code of myOr module, the test bench Verilog file, and resulting simulation waveforms to be included in the lab report. Also include your waveform analysis in the lab report.
- Take full screenshots of the source code of myOr module and the test bench Verilog file to be included in the lab report.
Step by Step Solution
There are 3 Steps involved in it
1 Expert Approved Answer
Step: 1 Unlock
Question Has Been Solved by an Expert!
Get step-by-step solutions from verified subject matter experts
Step: 2 Unlock
Step: 3 Unlock
