Question: Write a Verilog module which accepts the clock, a reset, the immediate value from the instruction word (least significant byte), and the zero output from

Write a Verilog module which accepts the clock, a reset, the

Write a Verilog module which accepts the clock, a reset, the immediate value from the instruction word (least significant byte), and the zero output from the ALU as inputs and generates an 8-bit Program Counter (PC) for the output. Note that in this architecture when we have a branch, the next PC value should be the current PC value plus the offset which is extracted from the branch instruction. The offset is represented in two's complement, so the range of branch target is from PC - 128 to PC + 127. Note that the value of PC should not exceed 0xFF as we have a 256-deep instruction memory. You do not need to check for this condition in your hardware

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

THE REQUIREMENTS DOCUMENTS ARE AS FOLLOWS: PLEASE PROVIDE OP CODE TABLE & MACHINE CYCLE DIAGRAM IN EXCEL OR PDF Either Word, Visio, PDF, or any acceptable format that clearly shows a block diagram of...

Fill in the blanks of Table 4.2. There are five input signals going into the forwarding unit and two output signals generated by the forwarding unit. Fill in the data signals that go into the ALU. 4....

Problem 3 (20) A finite state machine has one input and one output. The output becomes 1 and remains 1 thereafter when at least two O's and two 1's have occurred as inputs, regardless of the order of...

This is for PLP Software Tool 5.2. We are writing a program that receives a string of characters via the UART, checks if this string is a palindrome, and then uses a print function to print either...

Please do Part 2, The mips coding assignment: HW2-2-shell.asm...

Please complete the MIPS/MISASIM Code using the completed C code and the shell code provided....

// Module name: alu_a // Version 1.1 // Module Desc: ALU for single-cycle 32-bit RISC system // Inputs: inA - One 32-bit operand input // inB - Second 32-bit operand input // operation - 4-bit alu...

Provide a summary technical report with your own words about Pipelined Execution which is also named as Instruction Level Parallelism, addressing mainly the following areas: 1. What is Pipelined...

Phase 1: 32-bit ALU simulation Write a simulation code for the 32-bit ALU described in the attached figures. The ALU uses 32-bit ripple-carry adder, and performs six operations, i.e., logic AND,...

Help with the ALU, can it be done in vhdl. The instructions are 24 bits, so 0-23. The picture is missing 22. The complete 3-stage pipelined design is to be developed in a structural way with several...

Find matrices A and B for which (A+B) > (A)+(B). (This shows that (A) cannot be a matrix norm.)

1. The dynamics of a fish population is described by the Richard's growth law dN = rN1. dt (1) where N = N(t) is the population size depending on the continuous time variable 1, and r and K are...

Question 3 3 Building rental and depreciation on capital equipment are examples of foxed costs. True False

Seved Help 14 Wisconsin Snowmobile Corp. is considering a switch to level production Cost efficiencies would occur under level production, and aftertax costs would decline by $31,500, but inventory...

What is the purpose of a Position Control Table? What relationships to other Compensation Tables would be important?

What Data Elements are usually found in the Job Family Table, and what is the relationship of the Job Family Table to the Occupation Table?

What is the relationship between the Internal Staff Compensation Target Table and the Internal Staff Compensation Data Table?