Question: Write a VHDL code that implements the FSM described by the states diagram of figure below. rst it inp=0 inp state 1 (outp=00) inp=1

Write a VHDL code that implements the FSM described by the states diagram of figure below. rst it inp=0 inp state 1 (outp=00) inp=1 state2 (outp=01) inp=0 inp=1 inp=0 inp=1 state4 state3 (outp=11) (outp=10) inp=1 inp=0
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
