Write and verify a verilog model that will assert its output if a $4-$bit input word is not a valid Binary Coded Decimal code. Show your code, test bench and the simulation waveform $($ verilog$)-$ a quick code thats staight