Question: Write the VHDL code for eight register modules that will be part of a register file consisting of a 3 to 8 decoder, eight register

Write the VHDL code for eight register modules that will be part of a register file consisting of a 3 to 8 decoder, eight register modules, and two 8 to 1 MUX. Inputs to register file are wr(3 bit)(write to register), in(16 bits), clock, reset(asynchronous), rd1 and rd2(3 bits)(selects registers to read from) and wre(write enable). Outputs are outA and outB (16 bits)

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!